Regviz

Texas Instruments /MSP432E401Y /SYSCTL /SCGCGPIO

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SCGCGPIO

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Texas Instruments/MSP432E401Y/SYSCTL/SCGCGPIO#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SYSCTL_SCGCGPIO_S0)SYSCTL_SCGCGPIO_S0 0 (SYSCTL_SCGCGPIO_S1)SYSCTL_SCGCGPIO_S1 0 (SYSCTL_SCGCGPIO_S2)SYSCTL_SCGCGPIO_S2 0 (SYSCTL_SCGCGPIO_S3)SYSCTL_SCGCGPIO_S3 0 (SYSCTL_SCGCGPIO_S4)SYSCTL_SCGCGPIO_S4 0 (SYSCTL_SCGCGPIO_S5)SYSCTL_SCGCGPIO_S5 0 (SYSCTL_SCGCGPIO_S6)SYSCTL_SCGCGPIO_S6 0 (SYSCTL_SCGCGPIO_S7)SYSCTL_SCGCGPIO_S7 0 (SYSCTL_SCGCGPIO_S8)SYSCTL_SCGCGPIO_S8 0 (SYSCTL_SCGCGPIO_S9)SYSCTL_SCGCGPIO_S9 0 (SYSCTL_SCGCGPIO_S10)SYSCTL_SCGCGPIO_S10 0 (SYSCTL_SCGCGPIO_S11)SYSCTL_SCGCGPIO_S11 0 (SYSCTL_SCGCGPIO_S12)SYSCTL_SCGCGPIO_S12 0 (SYSCTL_SCGCGPIO_S13)SYSCTL_SCGCGPIO_S13 0 (SYSCTL_SCGCGPIO_S14)SYSCTL_SCGCGPIO_S14

Description

General-Purpose Input/Output Sleep Mode Clock Gating Control

Fields

SYSCTL_SCGCGPIO_S0

GPIO Port A Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S1

GPIO Port B Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S2

GPIO Port C Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S3

GPIO Port D Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S4

GPIO Port E Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S5

GPIO Port F Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S6

GPIO Port G Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S7

GPIO Port H Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S8

GPIO Port J Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S9

GPIO Port K Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S10

GPIO Port L Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S11

GPIO Port M Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S12

GPIO Port N Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S13

GPIO Port P Sleep Mode Clock Gating Control
SYSCTL_SCGCGPIO_S14

GPIO Port Q Sleep Mode Clock Gating Control

Links

()

Register License

Software License Agreement

Texas Instruments (TI) is supplying this software for use solely and exclusively on TI’s microcontroller products. The software is owned by TI and/or its suppliers, and is protected under applicable copyright laws. You may not combine this software with “viral” open-source software in order to form a larger program.

THIS SOFTWARE IS PROVIDED “AS IS” AND WITH ALL FAULTS. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. TI SHALL NOT, UNDER ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data